		3.5	ama'		
Reg No.:	APJ ABDUL KALAM T		ame:	ERSITY	10
FOURTH	I SEMESTER B. TECH DI	JULED		DECEMBER 201	18
,	Course se Name: DIGITAL ELE	Code: EE204	AND LOGIC	DESIGN	
		CTROTILE S	,	Duration: 3 Ho	urs
Max. Marks:	100	ART A			
Answer all eight questions, each question carries 5 marks.					
	Answer all eight questions	, each question	n carries 5 m	1 and profe	rred
over ones or represented	o's - complement methodo complement in digital circular using two complement where $\overline{C} + AB \overline{D} + ABCD$ to	with fourbits.	nd max-terms		
3. Obtain the	logic function (based on the NAND logic.	ne truth table)	needed to imp	lement a nan ac	Juor
4. Explain the	functioning of Master-Sla		op.		
<del>-</del>	working of Johnson count ant by synchronous count		ample		
	an by programmable logic				
	e DAC and ADC				
	PA	RTB			
Answer any two questions, each question carries 10 marks.					
	nples, explain the convers d vice-versa.	ion of a gray o	code to corres	ponding binary	code (5)
b. Reduce th NOR logic	the expression $f = \pi M(0,1,2)$	,3,4,7) using K	C-maps and in	nplement it using	
10. a. How parit	y checkers help in finding	errors in digi	tal data transr	nission.	(5)
b. Differentia	ate the features of CMOS	and TTL logic	c gates.		(5)
	aples, explain the significa		umber systen	n and Hexadecir	nal (4)
number syste	m in digital circuit design e expression $f = \sum m (0,1,$	is. 2.3.5.7.8.9.10	.12.13) using	K-maps and	(+)
	e real minimal expression			,	(6)
•		RT C			
Answer any two questions, each question carries 10 marks.					
12. What is the pu	urpose of decoder? Expla	in the functior	ning of a BCD	to Decimal (10)	

Scanned with CamScanner

13. a. Differentiate Multiplexer and De-multiplexer. With simple examples, explain how they are implemented. (5)
b. Differentiate SR and JK flip-flops. (5)
14. With the help of neat circuit and timing diagram, explain the functioning of a BCD decade asynchronous counter (MOD10) (10)
PART D

Answer any two questions, each carries 10 marks.

15. Design a counter for the following irregular binary count sequence using J-K flip flops
 001→010→101→ 111 → 001(recycles)

16. a. Draw the truth-table and logic circuit diagram of a Ring counter
b. What is the basic difference between PAL (programmable Array Logic) and PLA (Programmable Logic Array).

17. Explain the working of

(i) R-2R Ladder type DAC

(ii) Successive approximation ADC

 $(5+5)^{-}$ 

\*\*\*\*